



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/939,761	08/28/2001	Koji Furusawa	NEC2480-US	3216

466 7590 08/20/2003

YOUNG & THOMPSON  
745 SOUTH 23RD STREET 2ND FLOOR  
ARLINGTON, VA 22202

EXAMINER
----------

ORTIZ, EDGARDO

ART UNIT	PAPER NUMBER
----------	--------------

2815

DATE MAILED: 08/20/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.  
09/939,761

Applicant(s)  
Furusawa

Examiner  
Edgardo Ortiz

Art Unit  
2815



-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on Jun 27, 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11; 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 7-21 is/are pending in the application.
- 4a) Of the above, claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 7-21 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claims \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some\* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\*See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).  
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s). \_\_\_\_\_ 6) ☐ Other:

Art Unit: 2815

### **DETAILED ACTION**

This Office Action is in response to request for continued prosecution filed June 27, 2003 on which Applicant amended claims 7, 12, 17 and 20.

#### ***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 7, 8, 12, 14, 15 and 17 are rejected under 35 U.S.C. § 103 (a) as being unpatentable over Takiar et.al. (U.S. Patent No. 5,502,289) in view of McCutcheon (U.S. Patent No. 5,552,209).

With regard to Claim 7, Takiar teaches a substrate (142), a first semiconductor chip (136) on said substrate, a second semiconductor chip (140) overlying said first semiconductor chip, a wiring layer (138) between said first and second semiconductor chips, a plurality of bonding pads on the wiring layer and a plurality of bonding wires for connecting said plural bonding pads to each other, wherein said second semiconductor chip is mounted on the wiring layer by an adhesive material (88). See Figure 7.

However, Takiar fails to show the wiring layer including a polyimide tape having a copper foil layer therebetween. McCutcheon discloses composite layer for an integrated circuit including a

Art Unit: 2815

polyimide layer comprising (42a, 42b) with a copper trace layer (44) therebetween . Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the structure as taught by Takiar to provide a wiring layer including a polyimide tape having a copper foil layer therebetween, as clearly suggested by McCutcheon, in order to improve shock and vibration resistance.

With regard to Claim 8, Takiar teaches a first bonding wire that connects one of said plural bonding pads on the substrate (142) to one of the plural bonding pads on the first semiconductor chip (136), a second bonding wire that connects one of the plural bonding pads on the substrate to one of the plural bonding pads on the wiring layer (138) and a third bonding wire that connects one of the plural bonding pads on the wiring layer to one of the plural bonding pads on the substrate.

With regard to Claim 12, Takiar teaches a substrate (142), a first semiconductor chip (136) on said substrate, a second semiconductor chip (140) overlying said first semiconductor chip, a wiring layer (138) between said first and second semiconductor chips, a plurality of bonding pads on the wiring layer and a plurality of bonding wires for connecting said plural bonding pads to each other, wherein said second semiconductor chip is mounted on the wiring layer by an adhesive material (88). See Figure 7.

Art Unit: 2815

However, Takiar fails to show the wiring layer including a conductor laminated between polyimide layers. McCutcheon discloses composite layer for an integrated circuit including a polyimide layer comprising (42a, 42b) with a copper trace layer (44) therebetween . Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the structure as taught by Takiar to provide a conductor laminated between polyimide layers, as clearly suggested by McCutcheon, in order to improve shock and vibration resistance. Regarding the wiring layer provided on the first semiconductor chip without using an adhesive material, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the structure as taught by Takiar to include the wiring layer on the first semiconductor chip without using an adhesive in order to reduce process steps when fabricating the multi-chip structure.

With regard to Claim 14, Takiar teaches a first bonding wire that connects one of said plural bonding pads on the substrate (142) to one of the plural bonding pads on the first semiconductor chip (136), a second bonding wire that connects one of the plural bonding pads on the substrate to one of the plural bonding pads on the wiring layer (138) and a third bonding wire that connects one of the plural bonding pads on the wiring layer to one of the plural bonding pads on the substrate.

Art Unit: 2815

With regard to Claim 15, as stated *supra*, McCutcheon discloses composite layer for an integrated circuit including a polyimide layer comprising (42a, 42b) with a copper trace layer (44) therebetween. Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the composite layer of McCutcheon to include a layer of aluminum instead of copper, since both materials are known in the semiconductor art for the electrical conduction capabilities.

With regard to Claim 17, Takiar teaches a substrate (142), a first semiconductor chip (136) on said substrate, a second semiconductor chip (140) overlying said first semiconductor chip, a wiring layer (138) between said first and second semiconductor chips, a plurality of bonding pads on the wiring layer and a plurality of bonding wires for connecting said plural bonding pads to each other, wherein said second semiconductor chip is mounted on the wiring layer by an adhesive material (88). See Figure 7.

However, Takiar fails to show the wiring layer including an inner layer conductor traversing said wiring layer. McCutcheon discloses composite layer for an integrated circuit including a polyimide layer comprising (42a, 42b) with a copper trace layer (44) therebetween. Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the structure as taught by Takiar to provide a wiring layer including an

Art Unit: 2815

inner layer conductor traversing said wiring layer, as clearly suggested by McCutcheon, in order to improve shock and vibration resistance.

Claims 9, 13 and 19 are rejected under 35 U.S.C. § 103 (a) as being unpatentable over Takiar et.al. (U.S. Patent No. 5,502,289) in view of McCutcheon (U.S. Patent No. 5,552,209) and further in view of Beilstein, Jr. et.al. (U.S. Patent No. 5,567,654). Takiar and McCutcheon, as stated supra, essentially discloses the claimed invention but fail to show, a connection wire for connecting one of the plural bonding pads on the wiring layer to another one of the plural bonding pads on the wiring layer. With regard to Claims 9, 13 and 19; Beilstein teaches an electronic module package that includes an interposer layer (95), comprising a ceramic, having wiring (97) within the interposer and connected to pads (89). Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the structure as taught by Takiar and McCutcheon, to include a connection wire for connecting one of the plural bonding pads on the wiring layer to another one of the plural bonding pads on the wiring layer, as clearly suggested by Beilstein, in order to connect the electronic package to external circuitry or lead frame connections.

Claims 10, 11, 16, 18 and 20 are rejected under 35 U.S.C. § 103 (a) as being unpatentable over Takiar et.al. (U.S. Patent No. 5,502,289) in view of McCutcheon (U.S. Patent No. 5,552,209) and further in view of Tokuda et.al. (U.S. Patent No. 5,870,289). Takiar and McCutcheon, as

Art Unit: 2815

stated supra, essentially discloses the claimed invention but fail to show, a via hole on the wiring layer and connected to a bonding pad of a semiconductor chip. With regard to Claims 10, 11, 16 and 18, Tokuda teaches a chip connection structure having a direct through-hole connection (40) through a wiring layer (20) which connects to a bonding pad (11) of an integrated circuit chip (10). Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the structure as taught by Takiar and McCutcheon, to include a via hole on the wiring layer and connected to a bonding pad of a semiconductor chip, as clearly suggested by Tokuda, in order to achieve high signal transmission and ensure high reliability by the dispersion of stress.

With regard to Claim 20, Takiar and McCutcheon, as stated supra, essentially discloses the claimed invention but fail to show, a via hole on the wiring layer and connected to a bonding pad of a semiconductor chip. Tokuda teaches a chip connection structure having a direct through-hole connection (40) through a wiring layer (20) which connects to a bonding pad (11) of an integrated circuit chip (10). Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the structure as taught by Takiar and McCutcheon, to include a via hole on the wiring layer and connected to a bonding pad of a semiconductor chip, as clearly suggested by Tokuda, in order to achieve high signal transmission and ensure high reliability by the dispersion of stress. Regarding the wiring layer provided on the first semiconductor chip without using an adhesive material, it would have been



Art Unit: 2815

an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the structure as taught by Takiar and McCutcheon to include the wiring layer on the first semiconductor chip without using an adhesive in order to reduce process steps when fabricating the multi-chip structure.

Claim 21 is rejected under 35 U.S.C. § 103 (a) as being unpatentable over Takiar et.al. (U.S. Patent No. 5,502,289) in view of McCutcheon (U.S. Patent No. 5,552,209) and further in view of Tokuda et.al. (U.S. Patent No. 5,870,289) and Beilstein, Jr. et.al. (U.S. Patent No. 5,567,654). Takiar, McCutcheon and Tokuda, as stated supra, essentially disclose the claimed invention but fail to show, a connection wire for connecting one of the plural bonding pads on the wiring layer to another one of the plural bonding pads on the wiring layer. With regard to Claim 21, Beilstein teaches an electronic module package that includes an interposer layer (95), comprising a ceramic, having wiring (97) within the interposer and connected to pads (89). Therefore, it would have been an obvious modification to someone with ordinary skill in the art, at the time of the invention, to modify the structure as taught by Takiar, McCutcheon and Tokuda to include a connection wire for connecting one of the plural bonding pads on the wiring layer to another one of the plural bonding pads on the wiring layer, as clearly suggested by Beilstein, in order to connect the electronic package to external circuitry or lead frame connections.

Art Unit: 2815

***Response to Arguments***

2. Applicant's arguments with respect to claims 7-21 have been considered but are moot in view of the new ground(s) of rejection.

***Conclusion***

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Examiner Edgardo Ortiz (Art Unit 2815), whose telephone number is (703) 308-6183 or by fax at (703) 308-7722. In case the Examiner can not be reached, you might call Supervisor Eddie Lee at (703) 308-1690. Any inquiry of a general nature or relating to the status of this application should be directed to the Group 2800 receptionist whose telephone number is (703) 308-0956.

EO/AU 2815

8/7/03

A handwritten signature in black ink, appearing to be 'Eddie Lee', written in a cursive style.

EDDIE LEE  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800